发明名称 Processor och förfarande för instruktionsavkodning
摘要 In a computer system the instruction decoding unit for translating program instructions to microcode instructions operates dynamically. Thus the unit receives state signals indicating the state of the computer, such as a trace enabling signal, influencing the translation process in the instruction decoding unit. These state signals are added to the operation code of the program instruction to be decoded, the operation code of the program instruction thus being extended and used as input to a translating table, the extended operation code of the program instruction being taken as an address of a field in the table. The addresses and thus the contents of the fields addressed for the same operation code of a program instruction can then be different for different values of the state signals. Thus generally, the state signals cause the instruction decoder to change its translating algorithm so that the decoder can decode an operation code differently depending on the state which the signals adopt. The dynamic decoding can for a trace enabling signal be used for switching on and off a trace function. In the normal case, when tracing is not desired, no microinstructions supporting the trace function have to executed and thereby the performance and in particular the speed of the computer system will be increased.
申请公布号 SE520511(C2) 申请公布日期 2003.07.22
申请号 SE19970004475 申请日期 1997.12.02
申请人 TELEFONAKTIEBOLAGET L M ERICSSON 发明人 TOBIAS ROOS;DAN HALVARSSON;TOMAS JONSSON
分类号 G06F9/22;G06F9/26;G06F9/30;G06F9/318;G06F11/30;G06F11/34;(IPC1-7):G06F9/26;G06F9/32 主分类号 G06F9/22
代理机构 代理人
主权项
地址