Information processing system with divided clock lines

摘要

An information processing system preferably includes a divided clock line structure, in which a first clock line transferring a CTM clock signal is electrically isolated from a second clock line transferring a CFM clock signal. Using the CTM clock signal, a chipset generates anew the CFM clock signal transferred through the second clock line to prevent clock signal degradation.