发明名称 |
Encryption apparatus and method with side-channel attack resistance |
摘要 |
Ciphertext X and a constant C having relationships C> p and C> q with respect to secret keys p and q are input, and correction values C<-dp> and C<-dq> (dp = d mod (p-1), dq = d mod (q-1)) are obtained. Then, the ciphertext X is multiplied by the constant C. A remainder operation using the secret key p or q as a remainder value is conducted with respect to the multiplication result. A modular exponentiation operation based on a Chinese remainder theorem is conducted with respect to the remainder operation result, and a correction operation using a correction value C<-dp> or C<-dq> is conducted. Thereafter, plaintext Y before being encrypted is calculated. <IMAGE>
|
申请公布号 |
EP1327932(A1) |
申请公布日期 |
2003.07.16 |
申请号 |
EP20020257439 |
申请日期 |
2002.10.25 |
申请人 |
FUJITSU LIMITED |
发明人 |
YAJIMA, JUN;ITOH, KOUICHI;TAKENAKA, MASAHIKO;TORII, NAOYA |
分类号 |
G09C1/00;G06F7/72;(IPC1-7):G06F7/72;H04L9/30 |
主分类号 |
G09C1/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|