发明名称 |
Circuitry, architecture and method(s) for synchronizing data |
摘要 |
An apparatus comprising a first programmable circuit configured to present (i) a first parallel data signal and (ii) a first control signal in response to one or more serial data signals and a second programmable circuit configured to generate a second parallel data signal in response to (i) the first parallel data signal, (ii) the first control signal and (iii) a second control signal.
|
申请公布号 |
US6594325(B1) |
申请公布日期 |
2003.07.15 |
申请号 |
US19990392042 |
申请日期 |
1999.09.08 |
申请人 |
CYPRESS SEMICONDUCTOR CORP. |
发明人 |
LI GABRIEL |
分类号 |
H04L7/02;H04L7/04;H04L25/14;H04L25/49;(IPC1-7):H04L7/00 |
主分类号 |
H04L7/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|