发明名称 Current source and drain arrangement for magnetoresistive memories (MRAMs)
摘要 An MRAM device (400) having write paths with substantially uniform length and resistance for all memory cells within the memory array (411). CVC circuits are positioned with respect to the memory array (411) such that the write path length along conductive lines of the MRAM device (401) is substantially the same for all memory cells in the array (411), ensuring that the resistance along the write path is substantially uniform, and therefore, the amount of write current provided by the CVC circuits to write the cells of the memory array (411) is substantially the same.
申请公布号 US6594176(B2) 申请公布日期 2003.07.15
申请号 US20010885759 申请日期 2001.06.20
申请人 INFINEON TECHNOLOGIES AG 发明人 LAMMERS STEFAN
分类号 G11C11/15;G11C11/16;H01L27/22;(IPC1-7):G11C11/14 主分类号 G11C11/15
代理机构 代理人
主权项
地址