发明名称 Method of schematic-level AMS topology optimization using direct representations
摘要 A method of designing AMS circuits comprises representing circuit design candidates using direct representations such as hyper graphs and storing the direct representations in a database. An optimizer operates on the database of circuit design candidates using an application programming interface to identify optimal circuit design candidates. Views of the circuits, such as schematic or layout views, are provided to a designer. An interface such as a graphical user interface, allows the designer to manipulate the circuit design candidates with corresponding updates to the database during the optimization process so that further optimization steps are based on the updated direct representations in the database that result from the designer's manipulations of the displayed circuit design candidates.
申请公布号 US2003131323(A1) 申请公布日期 2003.07.10
申请号 US20030337271 申请日期 2003.01.07
申请人 MCCONAGHY TRENT LORNE 发明人 MCCONAGHY TRENT LORNE
分类号 G06F17/50;H05K1/00;H05K3/00;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址