发明名称 METHOD FOR PACKAGING A MICROELECTRONIC DEVICE USING ON-DIE BOND PAD EXPANSION
摘要 Expanded bond pads (24) are formed over a passivation layer (16) on a semiconductor wafer (10) before the wafer is diced into individual circuit chips (26). After dicing, the individual chips (26) are packaged by fixing each chip within a package core and building up one or more metallization layers (42, 48) on the resulting assembly (34). In at least one embodiment, a high melting temperature (lead free) alternative bump metallurgy (ABM) form of controlled collapse chip connect (C4) processing is used to form relatively wide conducting platforms over the bond pads on the wafer.
申请公布号 WO02095822(A3) 申请公布日期 2003.07.10
申请号 WO2002US15802 申请日期 2002.05.16
申请人 INTEL CORPORATION 发明人 VU, QUAT;TOWLE, STEVEN;JONES, MARTHA
分类号 H01L23/52;H01L21/3205;H01L21/60;H01L23/12;H01L23/485 主分类号 H01L23/52
代理机构 代理人
主权项
地址