摘要 |
A method is disclosed for manufacturing chip-scale semiconductor packages at a wafer-scale level using wafer mapping techniques. In the method, a semiconductor wafer and/or a circuit substrate, each respectively comprising a plurality of individual chips and circuit pattern units, is/are pre-tested and discriminated in terms of the quality and/or grade of each individual chip unit and/or circuit pattern unit contained therein. The test results are marked on the lower surface of each chip unit and/or on each pattern unit. The substrate is laminated to the wafer to form a laminated assembly prior to performing the packaging process, which typically includes a wire bonding step, an encapsulation step and a solder ball welding step. A plurality of connected package units are thereby formed in the laminated substrate-wafer assembly. The package units are then singulated from each other and the laminated assembly by a cutting process. Using the pre-testing results, the method eliminates wasteful packaging of defective chips. The quality and/or grade of packaged units are marked on the chips in accordance with the pre-testing data, thereby enabling defective packages to be distinguished from good packages without need for post-singulation testing. The method permits using only good circuit pattern units, thereby preventing expensive chip units from being packaged with defective pattern units. In addition, the method permits both a package pick-and-place step and a package marking step to be combined into a single operation using a single device.
|