发明名称 GATE LINE TEST PATTERN OF SEMICONDUCTOR DEVICE
摘要 PURPOSE: A gate line test pattern of a semiconductor device is provided to be capable of obtaining the same profile as a gate line of a real cell region by forming a curved portion at the gate test pattern. CONSTITUTION: A gate line test pattern of a semiconductor device is provided with an active region(1) defined at a substrate by an isolation layer, a gate test pattern(2) having a curved portion, formed at the active region by using the same material as a gate line of a cell region and carrying out the same process as the gate line of the cell region for using when carrying out a test of the gate line of the cell region, and a plurality of contact holes(3) formed at both sides of the gate test pattern on the upper portion of the active region.
申请公布号 KR20030056011(A) 申请公布日期 2003.07.04
申请号 KR20010086163 申请日期 2001.12.27
申请人 HYNIX SEMICONDUCTOR INC. 发明人 YOON, CHI SEONG
分类号 H01L21/66;(IPC1-7):H01L21/66 主分类号 H01L21/66
代理机构 代理人
主权项
地址