发明名称 SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD
摘要 PROBLEM TO BE SOLVED: To obtain a semiconductor device comprising a bipolar transistor in which parasitic capacitance can be eliminated between a passive element and a low resistance epitaxial growth layer without causing the problem of level difference. SOLUTION: The semiconductor device comprises a semiconductor substrate, i.e., a silicon substrate 1, including a first region 91 and a second region 92 defined in a plane, a first layer, i.e., a high resistance epitaxial growth layer 53, formed on the major surface, and a second layer, i.e., a low resistance epitaxial growth layer 54, having a resistivity lower than that of the first layer formed on the upper side of the first layer. A bipolar transistor is included in the first region 91 and an passive element is included in the second region arranged to cover the first region while avoiding at least a part of the second region. COPYRIGHT: (C)2003,JPO
申请公布号 JP2003188268(A) 申请公布日期 2003.07.04
申请号 JP20010388775 申请日期 2001.12.21
申请人 MITSUBISHI ELECTRIC CORP 发明人 YONEDA KIWA
分类号 H01L21/331;H01L21/822;H01L21/8222;H01L27/04;H01L27/06;H01L29/732;H01L29/737;(IPC1-7):H01L21/822 主分类号 H01L21/331
代理机构 代理人
主权项
地址