摘要 |
A wafer burn-in test mode circuit is described. In a wafer burn-in test mode, an output at respective stages may be decoded using a single address signal in a shift register to minimize the number of an address necessary to decode a test item. Therefore, the limit of a burn-in apparatus having a small number of a channel may be overcome. Various test items may be supported with only a single address signal.
|