发明名称 Semiconductor wafer with grouped integrated circuit die having inter-die connections for group testing
摘要 A method of forming a plurality of integrated circuit die on a semiconductor wafer (30). The method forms a first integrated circuit die (32a) in a first area in a fixed position relative to the semiconductor wafer, by forming at least two devices (42a) in the first area, the at least two devices selected from a group of active and passive devices, and by forming a first metal layer (62) comprising portions connecting to the at least two devices in the first area. The method also forms a second integrated circuit die (32b) in a second area in a fixed position relative to the semiconductor wafer, the second area separated from the first area by a scribe area (34). The formation of the second integrated circuit die comprises the steps of forming at least two devices (42b) in the second area, the at least two devices selected from a group of active and passive devices, and forming the first metal layer to further comprise portions connecting to the at least two devices in the second area. The method also forms the first metal layer to further comprise a portion electrically connecting a portion of the first metal layer in the first area to a portion of the first metal layer in the second area and thereby extending in the scribe area.
申请公布号 US2003124816(A1) 申请公布日期 2003.07.03
申请号 US20020055445 申请日期 2002.01.23
申请人 TEXAS INSTRUMENTS 发明人 POTTS DAVID J.
分类号 H01L23/544;(IPC1-7):H01L21/46;H01L21/66 主分类号 H01L23/544
代理机构 代理人
主权项
地址