发明名称 |
Output buffer circuit, memory chip, and semiconductor device having a circuit for controlling buffer size |
摘要 |
An output buffer circuit including a programmable impedance buffer configured to match a buffer size thereof with an external impedance, a buffer size decision circuit configured to generate a plurality of buffer size signals for determining the buffer size of the programmable impedance buffer synchronized with a first clock signal, and an impedance adjustment circuit configured to adjust the buffer size based on the buffer size signals in response to a level of an output data signal.
|
申请公布号 |
US2003122574(A1) |
申请公布日期 |
2003.07.03 |
申请号 |
US20020327939 |
申请日期 |
2002.12.26 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
KUSHIDA KEIICHI |
分类号 |
G11C11/409;H01L21/822;H01L27/04;H03K19/00;H03K19/0175;(IPC1-7):H03K19/017 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|