摘要 |
Several peripheral entities, each of which is clocked by its own internal clock signal, can access a memory that is a single-access memory. A priority entity is defined from among the peripheral entities, and the other entities are defined as auxiliary entities. A repetitive time frame is formulated so as to be regulated by the internal clock signal of the priority entity. This time frame is subdivided into several groups of windows that are allocated to the peripheral entities. Each peripheral entity can access the memory only during the windows that are allocated to that entity.
|