发明名称 |
Apparatus and method for processing an interrupt in a software pipeline loop procedure in a digital signal processor |
摘要 |
A program memory controller unit includes apparatus for the execution of a software pipeline procedure in response to a predetermined instruction. The apparatus provides a prolog, a kernel, and an epilog state for the execution of the software pipeline procedure. In addition, in response to a predetermined condition, the software pipeline procedure can be terminated early. An interrupt state is provided to permit the servicing of an interrupt.
|
申请公布号 |
US2003120899(A1) |
申请公布日期 |
2003.06.26 |
申请号 |
US20020224786 |
申请日期 |
2002.08.21 |
申请人 |
STOTZER ERIC J.;KRUEGER STEVE D.;ANDERSON TIMOTHY D.;ASAL MICHAEL D. |
发明人 |
STOTZER ERIC J.;KRUEGER STEVE D.;ANDERSON TIMOTHY D.;ASAL MICHAEL D. |
分类号 |
G06F9/00;G06F9/32;G06F9/38;G06F9/45;(IPC1-7):G06F9/00 |
主分类号 |
G06F9/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|