发明名称 EEPROM cells and array with reduced write disturbance
摘要 A flash electrically-erasable, programmable read-only memory (EEPROM) having multiple source lines and source line select transistors. Each group of memory cells in the EEPROM is associated with one of the source line select transistors. Each source line is associated with more than one group of memory cells. When one group of memory cells is to be programmed, a relatively high voltage is coupled to its corresponding source line. Its corresponding source line select transistor then couples the source line to the group of memory cells to be programmed. In this manner, only the group to be programmed is exposed to the high voltage. This decreases the amount of high voltage stress placed on the other memory cells and increases the reliability and lifetime of the EEPROM.
申请公布号 US2003117848(A1) 申请公布日期 2003.06.26
申请号 US20010028059 申请日期 2001.12.20
申请人 WINBOND ELECTRONICS CORPORATION 发明人 HOANG LOC B.
分类号 G11C16/08;G11C16/12;(IPC1-7):G11C11/34 主分类号 G11C16/08
代理机构 代理人
主权项
地址