发明名称 Method for forming damascene dual gate for improved oxide uniformity and control
摘要 A method to grow layers of gate oxide or gate base materials of different thicknesses for dual gate structures. The process starts with a semiconductor surface in which STI regions have been formed and over the surface of which a layer of gate base material has been grown. A dielectric, such as nitride, is deposited, masked and etched over a first region where thin gate base material must be created thereby exposing the surface of the deposited layer of gate base material in that region. The gate base material is etched to the desired thickness, creating a first thin layer of gate base material. A thick first layer of gate electrode material, poly, is deposited over the dielectric thereby including the surface of the first thin layer of gate base material, and polished down to the surface of the dielectric leaving gate electrode material deposited in the opening above the first thin layer of gate base material. The process creates over a second region of the gate base material a gate electrode having a second thickness of the gate base material. The dielectric is removed leaving gate electrode structures in place above thin layers of gate base materials, the latter being of different thicknesses.
申请公布号 US6583011(B1) 申请公布日期 2003.06.24
申请号 US20000480267 申请日期 2000.01.11
申请人 CHARTERED SEMICONDUCTOR MANUFACTURING LTD. 发明人 XIA LI;FENG GAO;LEE YONG MENG
分类号 H01L21/8238;(IPC1-7):H01L21/823 主分类号 H01L21/8238
代理机构 代理人
主权项
地址