发明名称 Data input-output circuits that selectively invert bits
摘要 A plurality of bits is output if more of the plurality of bits are of a first logical value than a second logical value, and the plurality of bits inverted is output if more of the plurality of bits are of the second logical value than the first logical value. An indicator also is provided as to whether the plurality of bits or the plurality of bits inverted are output. Thus, for example, if more of the bits are of the logical value that causes high current consumption, the output bits are inverted so that the bits can be output with reduced current consumption. Upon receipt, the plurality of bits and the indicator are received. The plurality of bits is retained if the indicator is of a first value and the plurality of bits is inverted if the indicator is of a second value. Thus, the power consumption of the data input-output circuits may be reduced.
申请公布号 US6584572(B1) 申请公布日期 2003.06.24
申请号 US19990361862 申请日期 1999.07.27
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 CHOI JUNG-HWAN
分类号 G06F3/00;G11C7/00;G11C7/10;G11C11/409;(IPC1-7):G06F1/32;G06F1/30 主分类号 G06F3/00
代理机构 代理人
主权项
地址