发明名称 |
Performance optimized approach for efficient downsampling operations |
摘要 |
The present invention provides an algorithm and hardware structure for numerical operations on signals that is reconfigurable to operate in a downsampling or non-downsampling mode. According to one embodiment, a plurality of adders and multipliers are reconfigurable via a switching fabric to operate as a plurality of MAAC kernels (described in detail below), when operating in a non-downsampling mode and a plurality of MAAC kernels and AMAAC kernels (described in detail below), when operating in a downsampling mode.
|
申请公布号 |
US2003115233(A1) |
申请公布日期 |
2003.06.19 |
申请号 |
US20010989857 |
申请日期 |
2001.11.19 |
申请人 |
HOU YAN;JIANG HONG;LEUNG KAM |
发明人 |
HOU YAN;JIANG HONG;LEUNG KAM |
分类号 |
G06F17/14;(IPC1-7):G06F17/14 |
主分类号 |
G06F17/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|