发明名称 |
Dual loop phase lock loops using dual voltage supply regulators |
摘要 |
Dual loop phase lock loops having a high loop bandwidth with low power consumption are described. Each loop is provided with a voltage supply regulator circuit which regulates the voltage of a portion of each loop. In one embodiment, the outer loop employs a regulation circuit comprising a two stage operational amplifier which is compensated by a compensation circuit that is configured to ensure that the dominant pole of the operational amplifier is associated with the first stage of the operational amplifier.
|
申请公布号 |
US2003107418(A1) |
申请公布日期 |
2003.06.12 |
申请号 |
US20030336570 |
申请日期 |
2003.01.03 |
申请人 |
CHANG KUN-YUNG KEN;LI YINGXUAN;SIDIROPOULOS STEFANOS |
发明人 |
CHANG KUN-YUNG KEN;LI YINGXUAN;SIDIROPOULOS STEFANOS |
分类号 |
H03L7/089;H03L7/099;(IPC1-7):H03L7/06 |
主分类号 |
H03L7/089 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|