发明名称 |
Method for preventing bit line to bit line leakage in memory cell |
摘要 |
A method for preventing bit line to bit line leakage in memory cell is described. In this method, P-implantation is applied to suppress the leakage current induced by the damage, wherein the damage is caused by the etching step for the formation of spacers. The P-implantation step is performed after the etching step, and such a sequence centralizes the implanted ions to prevent them from decreasing the threshold voltage. On the other hand, the P-implantation step is performed after the bit lines annealing step to prevent the implanted ions from being thermally diffused.
|
申请公布号 |
US2003109104(A1) |
申请公布日期 |
2003.06.12 |
申请号 |
US20010906271 |
申请日期 |
2001.07.16 |
申请人 |
CHEN CHIA-HSING;LIU CHEN-CHIN;LI JIUNN-LIANG |
发明人 |
CHEN CHIA-HSING;LIU CHEN-CHIN;LI JIUNN-LIANG |
分类号 |
H01L21/8247;H01L27/115;(IPC1-7):H01L21/336 |
主分类号 |
H01L21/8247 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|