发明名称 Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost
摘要 A switch, switched architecture and process for transferring data through an FCAL switch is disclosed. The switch uses multiple switch control circuits each coupled to one FCAL network and all connected to a crossbar switch. The switch control circuits are coupled together by a protocol bus for coordination purposes. Local conversations can occur on each FCAL loop and crossing conversations through the switch can occur concurrently. The OPN primitive is used to establish the connection before any data is transferred thereby eliminating the need for buffer memory in the switch control circuits. The destination address of each OPN is used to address a lookup table in each switch control circuit to determine if the destination node is local. If not, the destination is looked up and a connection request made on the protocol bus. If the remote port is not busy, it sends a reply which causes both ports to establish a data path through the backplane crossbar switch.
申请公布号 US2003108058(A1) 申请公布日期 2003.06.12
申请号 US20030348997 申请日期 2003.01.21
申请人 BLACK ALISTAIR D.;CHAN KURT 发明人 BLACK ALISTAIR D.;CHAN KURT
分类号 G06F13/36;G06F13/00;H04L12/46;H04L12/56;(IPC1-7):H04L12/28 主分类号 G06F13/36
代理机构 代理人
主权项
地址