发明名称 Tracking and control of prefetch data in a PCI bus system
摘要 A system and method track and control the prefetching of blocks of a data stream in a PCI bus system, avoiding unnecessary prefetches. The data stream is grouped into major blocks which comprise a fixed plurality of contiguous blocks. A prefetch buffer stores the blocks of data prefetched from a PCI data source for transfer to a requester. First and second associated prefetch count storage locations store first and second counts initialized by prefetch initialization logic. The first count represents the number of blocks of data of a major block of the data, and the second count represents the total number of the blocks of the data stream to be prefetched, less the initialized number of blocks of the first count. As each block of data is prefetched, a prefetch counter decrements the first count by a number representing the block of data. As the prefetch counter decrements the first count to zero, prefetch count logic stops the prefetch, allowing completion of the transfer of the prefetched data to the data destination. Thus, the second count represents the next remaining number of blocks to be prefetched, and the requester can rotate to a different read request at the end of a major block, knowing the next major block will not be prefetched until requested.
申请公布号 US6578102(B1) 申请公布日期 2003.06.10
申请号 US20000551862 申请日期 2000.04.18
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BATCHELOR GARY WILLIAM;BENHASE MICHAEL THOMAS
分类号 G06F13/40;(IPC1-7):G06F13/00 主分类号 G06F13/40
代理机构 代理人
主权项
地址