发明名称 |
Phase locked loop using sample and hold after phase detector |
摘要 |
The present invention provides a phase locked loop (10) for generating a variable output frequency signal. The phase locked loop (10) includes a controlled oscillator (14) to generate the variable output frequency signal in response to a tune signal. A feedback frequency divider (16) coupled to the controlled oscillator (14) is operable to generate a divided frequency signal from the variable output frequency signal. A phase detector (18) generates an error signal representing a difference between a reference frequency signal and the divided frequency signal. A sample and hold circuit (22) is activable in response to a gating signal (20) derived from the reference frequency, to sample the error signal and generate a sampled signal. A loop filter (12) filters the sampled signal and generates the tune signal.
|
申请公布号 |
US6570457(B2) |
申请公布日期 |
2003.05.27 |
申请号 |
US20010000613 |
申请日期 |
2001.10.24 |
申请人 |
NORTHROP GRUMMAN CORPORATION |
发明人 |
FISCHER GERALD R. |
分类号 |
H03L7/093;H03L7/107;H03L7/18;H03L7/197;(IPC1-7):H03L7/00;H03L7/085 |
主分类号 |
H03L7/093 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|