发明名称 BUS CONTROL CIRCUIT AND BUS CONTROL METHOD
摘要 PROBLEM TO BE SOLVED: To reduce power consumption, and to prevent through-currents. SOLUTION: When a bus access is performed, an input/output control circuit 1 resets the count value of a timer pull-up control circuit 5. When any bus access is not performed, and reset is released, the timer pull-up control circuit 5 operates count-up. Then, when the bus access is performed before the count value reaches a Limit value, the timer pull-up control circuit 5 resets the count value. When any bus access is not performed, the timer pull-up control circuit 5 continues the count-up, and when the count value reaches the Limit value, it turns a pull-up resistance 6 into an ON state, and maintains the ON state of the pull-up resistance 6 until the bus access is performed.
申请公布号 JP2003150287(A) 申请公布日期 2003.05.23
申请号 JP20010346867 申请日期 2001.11.13
申请人 CASIO COMPUT CO LTD 发明人 KAWANO KAZUYA
分类号 G06F3/00;(IPC1-7):G06F3/00 主分类号 G06F3/00
代理机构 代理人
主权项
地址