Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping

摘要

A method of enhancing erasure of a cell having a non-conductive charge trapping layer, the cell having a gate generally over the charge trapping layer includes programming the cell to minimize the width of a trapping region within the charge trapping layer by reading with a minimum voltage on the gate in a direction opposite that of programming.