发明名称 |
Semiconductor memory device using dedicated command and address strobe signal and associated method |
摘要 |
Provided is a synchronous DRAM capable of reducing latency corresponding to a time difference between the arrival of commands and addresses and the arrival of a system clock. The synchronous DRAM safely transmits the commands and addresses to all the synchronous DRAMs of a memory module within a clock cycle time even when the frequency of the system clock increases. An associated method is additionally provided. The synchronous DRAM receives a dedicated command and address strobe signal, different than the system clock. The dedicated command and address strobe signal allows safe transmission of the commands and addresses to all synchronous DRAMs of a memory module regardless of the frequency of the system clock.
|
申请公布号 |
US6567321(B2) |
申请公布日期 |
2003.05.20 |
申请号 |
US20010955420 |
申请日期 |
2001.09.17 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
LEE DONG-YANG |
分类号 |
G11C11/409;G06F12/00;G11C7/10;G11C11/401;G11C11/407;G11C11/408;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|