摘要 |
A parallel processor system is constructed to include a pair of parallel buses (2, 3), pipeline buses (9), a plurality of processor nodes (1-1 to 1-N) having functions of carrying out an operation process in response to an instruction and transferring data, cluster switches (5-1 to 5-N, 6-1 to 6-N, 7-1a to 7-La, 7-1b to 7-+b, 8-1a to 8-Ma, 8-1b to 8-(M-1)b) having a plurality of connection modes and controlling connections of the parallel buses, the pipeline buses and the processor nodes, and a switch controller (4) controlling the connection mode of the cluster switches and coupling the processor nodes in series and/or in parallel.
|