发明名称 |
Pulse signal delay circuit |
摘要 |
A pulse delay circuit includes a delay circuit, a plurality of selectors and a plurality of synchronous circuits. The delay circuit includes a plurality of series connected delay elements for delaying a clock signal and generating a plurality of delay clock signals. Each of the selectors is connected to the plurality of delay elements and selects one of the plurality of the delay clock signals in accordance with an associated selection signal. The plurality of synchronous circuits receive pulse signals and the selected delay clock signals and generating a plurality of synchronous pulse signals that are synchronized with the selected delay clock signals, respectively.
|
申请公布号 |
US6567490(B1) |
申请公布日期 |
2003.05.20 |
申请号 |
US19990273182 |
申请日期 |
1999.03.19 |
申请人 |
SANYO ELECTRIC CO., LTD. |
发明人 |
HAYASHI KOJI;AKIYAMA TORU |
分类号 |
G06F1/08;H03K5/13;H03K5/135;H03L7/00;H04L7/02;(IPC1-7):H03D3/24 |
主分类号 |
G06F1/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|