发明名称 LOW TEMPERATURE GATE STACK
摘要 The present invention relates to methods for forming dielectric layers on a substrate, such as in an integrated circuit. In one aspect of the invention, a thin interfacial layer is formed (30). The interfacial layer is preferably an oxide layer and a high-k material is preferably deposited on the interfacial layer by a process that does not cause substantial further growth of the interfacial layer. For example, water vapor may be used as an oxidant source during high-k deposition at less than or equal to about 300 DEG C.
申请公布号 WO03041124(A2) 申请公布日期 2003.05.15
申请号 WO2002US27230 申请日期 2002.08.26
申请人 ASM AMERICA, INC.;ASM MICROCHEMISTRY OY;HAUKKA, SUVI, P.;SHERO, ERIC;POMAREDE, CHRITOPHE, F.;HUBERT MAES, JAN, WILLEM;TUOMINEN, MARKO 发明人 HAUKKA, SUVI, P.;SHERO, ERIC;POMAREDE, CHRITOPHE, F.;HUBERT MAES, JAN, WILLEM;TUOMINEN, MARKO
分类号 C23C16/40;H01L21/28;H01L21/306;H01L21/314;H01L21/316;H01L29/51;H01L29/78 主分类号 C23C16/40
代理机构 代理人
主权项
地址