发明名称 Probe card and method of testing wafer having a plurality of semiconductor devices
摘要 A probe card for testing a wafer having formed a plurality of semiconductor chips, the probe card including a board and a multi-layer substrate. The probe card may also include a flexible substrate. A contact electrode, located opposite from an electrode on one of the chips, is disposed above or below the flexible substrate, or may be provided on an elastic material on the multi-layered substrate. A first wiring has a first portion connected to the contact electrode, a level transitioning portion extending from a level of the first portion to the multi-layer substrate at a lower level, and a connecting terminal at an end of the level transitioning portion connected to an internal terminal on the multi-layered substrate. A second wiring in the multi-layered substrate connects the internal terminal to an external terminal at a periphery of the multi-layer substrate. A third wiring on the board connects the external terminal on the multi-layer substrate to an external connecting terminal on the board. Displacements of the internal terminal resulting from the temperature load applied during testing of the wafer are compensated by the level transitioning portion of the first wiring. Unevenness involved with the contact between the contact electrodes on the probe card and the electrodes on the chips are compensated by the contact electrodes and/or elastic material according to the present invention. An electrode pitch of the contact electrodes is expanded by the first wiring.
申请公布号 US6563330(B1) 申请公布日期 2003.05.13
申请号 US20000540870 申请日期 2000.03.31
申请人 FUJITSU LIMITED 发明人 MARUYAMA SHIGEYUKI;KOIZUMI DAISUKE;WATANABE NAOYUKI;KONNO YOSHITO;YOSHIDA EIJI;HONDA TOSHIYUKI;KAWAHARA TOSHIMI;NAGASHIGE KENICHI
分类号 G01R31/26;G01R1/073;G01R31/28;G01R31/316;H01L21/66;H05K3/32;(IPC1-7):G01R31/02 主分类号 G01R31/26
代理机构 代理人
主权项
地址