发明名称 |
Method for testing a semiconductor integrated circuit |
摘要 |
In a method of testing a semiconductor integrated circuit, an input signal is supplied to a logic circuit of the semiconductor integrated circuit. Current from a static power source passing through the semiconductor integrated circuit is repeatedly meansured while a logic state of the semiconductor integrated circuit is sequentially changed. Maximum and minimum currents are selected from the measured currents and an average current calculated from the measured currents. A determination is made that the semiconductor integrated circuit is defective when either of the difference between the average and maximum currents or the difference between the average and minimum currents exceeds a threshold value.
|
申请公布号 |
US6563323(B2) |
申请公布日期 |
2003.05.13 |
申请号 |
US20020205312 |
申请日期 |
2002.07.26 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
INOSHITA CHIZURU;AOKI KAZUO |
分类号 |
G01R31/317;G01R31/26;G01R31/30;H01L21/66;(IPC1-7):G01R31/28;G06F11/00 |
主分类号 |
G01R31/317 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|