| 摘要 |
An apparatus (100) comprises a delay line (112) and a control circuit (116). The delay line (112) is configured to generate an output signal (132) in response to an input signal (122) and one or more control signals (137, 138). The delay line (112) is self-clocked. A phase of the output signal (132) is adjusted in response to the one or more control signals (137, 138). The control circuit (116) is configured to generate the one or more control signals (137, 138) in response to the input signal (122) and the output signal (132).
|
