发明名称 Method for diagnosing bridging faults in integrated circuits
摘要 A method for diagnosing bridging faults with inexpensively-obtained stuck-at signatures, in which only those faults determined to be realistic through inductive fault analysis are considered as candidates, match restrictions and match requirements are imposed during matching in order to minimize diagnosis size, and match ranking is applied and the matching criteria relaxed to further increase the effective precision and to increase the number of correct diagnoses. In addition, the method reduces the number of bridging fault candidates by constructing a dictionary of composite signatures of node pairs based on a ranking threshold.
申请公布号 US6560736(B2) 申请公布日期 2003.05.06
申请号 US20010758303 申请日期 2001.01.10
申请人 THE REGENTS OF THE UNIVERSITY OF CALIFORNIA 发明人 FERGUSON F. JOEL;LARABEE TRACY;CHESS BRIAN;LAVO DAVID B.
分类号 G01R31/30;(IPC1-7):G01R31/28 主分类号 G01R31/30
代理机构 代理人
主权项
地址