发明名称 Method and apparatus for reducing power consumption by skipping second accesses to previously accessed cache lines
摘要 A digital data processing system is provided which includes a digital data processor, a cache memory having a tag RAM and a data RAM, and a controller for controlling accesses to the cache memory. The controller stores state information on access type, operation mode and cache hit/miss associated with the most recent access to the tag RAM, and controls a current access to the tag RAM just after the preceding access based on the state information and a portion of a set field of a main memory address for the second access. The controller determines whether the current access is applied to the same cache line that was accessed in the first access based on the state information and a portion of a set field of the main memory address for the second access, and allows the current access to be skipped when the current access is applied to the same cache line that was accessed in the preceding access.
申请公布号 US6560679(B2) 申请公布日期 2003.05.06
申请号 US20000742030 申请日期 2000.12.20
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 CHOI HOON;YIM MYUNG-KYOON
分类号 G06F12/08;(IPC1-7):G06F12/08 主分类号 G06F12/08
代理机构 代理人
主权项
地址