发明名称 Power on reset circuit
摘要 In a power on reset (POR) circuit, when power is turned on, an output signal of an inverter attains an H level and an N channel MOS transistor is rendered conductive. The potential of an input node of the inverter becomes a potential of a power supply voltage divided by a conductive resistance value R1 of a P channel MOS transistor and a conductive resistance value R2 of an N channel MOS transistor. Assuming that the threshold voltage of the inverter is 0.8 V and R1:R2=2:3, then the power supply voltage Vres at the time when signal POR# inverts its level becomes 1.33 V. Thus, this POR circuit can reliably be utilized even in a product designed to operate with 1.5 V incorporating a MOS transistor having a threshold voltage of 0.8 V.
申请公布号 US6556058(B2) 申请公布日期 2003.04.29
申请号 US20020268687 申请日期 2002.10.11
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 OHBAYASHI SHIGEKI;SHIMIZU TADAYUKI
分类号 H03K19/003;H03K3/356;H03K17/22;(IPC1-7):H03L7/00 主分类号 H03K19/003
代理机构 代理人
主权项
地址