发明名称 |
Chipset with LPC interface and data accessing time adapting function |
摘要 |
A chipset with LPC interface and data accessing time adapting function is proposed. The chipset comprises an LPC slave controller connected to an LPC master controller in a main controller, a LPC/ISA bridge connected to the LPC slave controller and convert a data in LPC specification to a data in ISA specification, a plurality of ISA logic control units connected to the LPC/ISA bridge and controlling corresponding ISA devices, and a data accessing time adjuster connected to the LPC/ISA bridge and adjusting the time of accessing operation for an ISA or LPC device.
|
申请公布号 |
US2003078984(A1) |
申请公布日期 |
2003.04.24 |
申请号 |
US20020112735 |
申请日期 |
2002.04.02 |
申请人 |
WU CHUN-CHENG;LIEN CHIA-CHUN |
发明人 |
WU CHUN-CHENG;LIEN CHIA-CHUN |
分类号 |
G06F1/10;G06F3/00;G06F9/00;G06F12/00;G06F13/00;G06F13/40;G06F15/16;G06F17/00;(IPC1-7):G06F15/16 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|