发明名称 |
Efficient implementation of a decision directed phase locked loop (DD-PLL) for use with short block code in digital communication systems |
摘要 |
A decision directed phase locked loop (DD-PLL) is efficiently implemented in a communication receiver. The phase locked loop includes an enhanced block decoder inside a phase detector which takes in the baseband complex samples and the current channel phase estimate (or the tracked phase) and generates a feedback phase error term. A loop filter filters the phase error terms and a phase accumulator updates the tracked phase estimate on each iteration of the loop.
|
申请公布号 |
US2003076912(A1) |
申请公布日期 |
2003.04.24 |
申请号 |
US20010929464 |
申请日期 |
2001.08.14 |
申请人 |
LINKSY STUART T.;COOPER SCOTT A.;WALKER CHRISTOPHER W.;GOLSHAN ALI ROBERT |
发明人 |
LINKSY STUART T.;COOPER SCOTT A.;WALKER CHRISTOPHER W.;GOLSHAN ALI ROBERT |
分类号 |
H04L27/00;H04L27/22;(IPC1-7):H03D3/24 |
主分类号 |
H04L27/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|