摘要 |
A data processor in which a CPU performs predetermined processings while accessing an external memory such as an SDRAM. The processing capacity of a system constructed by the data processor is maintained, or improved while considerably reducing the power consumption of the system. The data processor comprises CPU 21 for performing a predetermined processing while accessing an external SDRAM 31 and an SDRAM controller 24 for control the access to the SDRAM 31 in response to a request of the CPU 21. The operating clock Φ1 of the CPU 21 is set to a relatively low speed, and the operating clock Φ2 of the SDRAM controller 24 is set to a relatively high speed.
|