发明名称 Clamp circuit for a semiconductor integrated circuit device
摘要 A comparator, having an offset of 0.1V, compares a terminal voltage Vin1 with a clamp voltage VCL(5.1V). When an overvoltage input exceeding the VCL is entered to an input terminal, the comparator turns on a transistor Q11. The current flows across an externally provided resistor R11, the input terminal, and the transistor Q11, and flows into an output terminal of an operational amplifier. With a voltage drop at the resistor R11, the terminal voltage Vin1 starts decreasing toward an output voltage Vc of the operational amplifier.
申请公布号 US2003071672(A1) 申请公布日期 2003.04.17
申请号 US20020270808 申请日期 2002.10.14
申请人 ABE HIROFUMI;FUJII HIROSHI;NODA SINICHI;ISHIHARA HIDEAKI 发明人 ABE HIROFUMI;FUJII HIROSHI;NODA SINICHI;ISHIHARA HIDEAKI
分类号 H01L27/04;H01L21/822;H01L21/8238;H01L27/092;H03G11/00;H03M1/12;(IPC1-7):H03L5/00 主分类号 H01L27/04
代理机构 代理人
主权项
地址