| 摘要 |
PURPOSE: A bit line selecting circuit is provided to prevent an operating speed from being delayed by signal loading by selecting a bit line using a sub-bit line select driver in a shared bit line sense amplifier structure. CONSTITUTION: A bit line select transistor part controls a bit line between a cell array block and a bit line sense amplifier. A bit line equalizing signal generating part(100,200) receives a sense amplifier enable signal and the first and second block signals to generate a bit line equalizing signal. A global bit line selecting part(110,210) is driven by an output signal of the bit line equalizing part and generates the first and second global select signals(GBSI,GBSJ), inverted versions of the first and second global select signals(/GBSI,/GBSJ) and the bit line select precharge signal(BS_PCH). A sub-bit line select driver part(120I,120J,220I,220J) generates a control signal for controlling the bit line select transistor part in response to the second global select signal, the inverted version of the first global select signal, and the bit line select precharge signal.
|
