发明名称 INPUT PROTECTION CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an input protection circuit which exhibits a high ESD (electrostatic discharge) withstand voltage and by which signals in a broad level range can be inputted. SOLUTION: An n-type well region 12 is formed on the surface of a substrate 10. A p-channel MOS transistor FT11 is formed in the region 12, and an n- channel MOS transistor FT12 is formed on the surface of the substrate 10. The FT12 may be formed in a p-type well region 36. The source of the FT11 and the gate of the FT12 are connected to an input terminal IN and the drain of the FT11 to the drain of the FT12 and the source of the FT12 and the substrate 10 to a ground Vss. In response to the + ESD input to the input terminal IN, the FT11 and the FT12 are brought into conduction. A lateral bipolar transistor BP13 may be formed with the source of the FT12 as an emitter, and the collector of the BP13 may be connected to the drain of the FT12 . The n-channel MOS transistor FT13 may be used as the BP13 .
申请公布号 JP2003100877(A) 申请公布日期 2003.04.04
申请号 JP20010288810 申请日期 2001.09.21
申请人 YAMAHA CORP 发明人 TSUJI NOBUAKI;MAENO TERUMITSU
分类号 H01L27/04;H01L21/822;H01L21/8234;H01L21/8238;H01L27/06;H01L27/088;H01L27/092;(IPC1-7):H01L21/822;H01L21/823 主分类号 H01L27/04
代理机构 代理人
主权项
地址