摘要 |
An improved binary-weighted, switched-capacitor, charge-redistribution successive approximation analog-to-digital converter (ADC) may include an adjusting mechanism for adding a charge corresponding to one-half of the least significant bit (LSB) of the ADC to the charge stored in a switched capacitor array thereof after the sampling phase of the ADC. This is done to provide a quantization error that is evenly distributed between ±0.5 times the LSB, without the need for any additional processing clock cycles.
|