发明名称 Scheduler capable of issuing and reissuing dependency chains
摘要 A scheduler issues instruction operations for execution, but also retains the instruction operations. If a particular instruction operation is subsequently found to be incorrectly executed, the particular instruction operation may be reissued from the scheduler. The penalty for incorrect scheduling of instruction operations may be reduced as compared to purging the particular instruction operation and younger instruction operations from the pipeline and refetching the particular instruction operation. Furthermore, the scheduler may employ a more aggressive scheduling mechanism since the penalty for incorrect execution is reduced. Additionally, the scheduler maintains the dependency indications for each instruction operation which has been issued. If the particular instruction operation is reissued, the instruction operations which are dependent on the particular instruction operation (directly or indirectly) may be identified via the dependency indications. The scheduler reissues the dependent instruction operations as well. Instruction operations which are subsequent to the particular instruction operation in program order but which are not dependent on the particular instruction operation are not reissued. Accordingly, the penalty for incorrect scheduling of instruction operations may be further decreased over the purging of the particular instruction and all younger instruction operations and refetching the particular instruction operation.
申请公布号 US6542984(B1) 申请公布日期 2003.04.01
申请号 US20000476578 申请日期 2000.01.03
申请人 ADVANCED MICRO DEVICES, INC. 发明人 KELLER JAMES B.;HADDAD RAMSEY W.;MEIER STEPHAN G.
分类号 G06F9/38;(IPC1-7):G06F15/76 主分类号 G06F9/38
代理机构 代理人
主权项
地址