Method for reducing the width of a global data bus in a memory architecture

摘要

A memory architecture uses shared sense amplifiers (18-23) and a centralized cache (26-29) that contains M bits. The memory architecture also includes a global bus (31) connecting the sense amplifiers and the centralized cache. The global bus includes n bits, and n<M bits are transferred in M/n cycles to the centralized cache.