发明名称 |
Capacitor under bitline (CUB) memory cell structure with reduced parasitic capacitance |
摘要 |
Within a method for forming a memory cell structure there is provided a field effect transistor (FET) device having electrically connected to one of its source/drain regions a storage capacitor and electrically connected to the other of its source/drain regions a bitline stud layer separated from and rising above the storage capacitor. Within the memory cell structure, and at a minimum storage capacitor to bitline stud layer separation, a capacitor plate layer is further separated from the bitline stud layer than a capacitor node layer.
|
申请公布号 |
US2003054607(A1) |
申请公布日期 |
2003.03.20 |
申请号 |
US20010955461 |
申请日期 |
2001.09.17 |
申请人 |
TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. |
发明人 |
TU KUO-CHI;LIANG WEN-JYA |
分类号 |
H01L21/8242;H01L27/108;(IPC1-7):H01L21/824;H01L29/76;H01L29/94;H01L31/119;H01L21/20 |
主分类号 |
H01L21/8242 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|