发明名称 METHOD OF MAKING LAYERED SUPERLATTICE MATERIAL WITH IMPROVED MICROSTRUCTURE
摘要 In the manufacture of an integrated circuit, a first electrode (48) is formed on a substrate (28). In a first embodiment, a strontium bismuth tantalate layer (50) and a second electrode (52) are formed on top of the first electrode (48). Prior to the final crystallization anneal, the first electrode (48), the strontium bismuth tantalate layer (50) and the second electrode (52) are patterned. The final crystallization anneal is then performed on the substrate (28). In a second embodiment, a second layer (132) of strontium bismuth tantalate is deposited on top of the strontium bismuth tantalate layer (50) prior to the forming of the second electrode (52) on top of the first and second layers (50), (132). In a third embodiment, a carefully controlled UV baking process is performed on the strontium bismuth tantalate layer (50). In a fourth embodiment, an additional rapid thermal annealing process is performed on a substrate subsequent to the patterning process and prior to the final crystallization annealing process.
申请公布号 WO02073669(A3) 申请公布日期 2003.03.20
申请号 WO2001US45392 申请日期 2001.10.30
申请人 SYMETRIX CORPORATION;SEIKO EPSON CORPORATION;KARASAWA, JUNICHI;JOSHI, VIKRAM 发明人 KARASAWA, JUNICHI;JOSHI, VIKRAM
分类号 H01L27/105;H01L21/02;H01L21/311;H01L21/314;H01L21/316;H01L21/8246 主分类号 H01L27/105
代理机构 代理人
主权项
地址