发明名称 ERROR CORRECTION CODE CIRCUITS
摘要 This invention discloses a method for changing a configuring of an error correction code (ECC) logic circuit for performing an error-check of a changed data-width. The method includes the steps of: A) sequentially interconnecting a set of N1 identical error-check blocks where N1 is a first positive integer. And the method further includes a step B) of reconfiguring the ECC logic circuit by changing the ECC logic circuit to a set of N2 sequentially interconnected circuits comprising N2 of the identical error-check blocks where N2 is a second positive number. In a preferred embodiment, the step of sequentially interconnecting a set of N1 identical error-check blocks is a step of interconnecting the N1 error-check blocks only between sequentially neighboring blocks for transmitting signals only between the neighboring error-check blocks. And, the step of reconfiguring the ECC logic circuit by changing the ECC logic circuit to a set of N2 sequentially interconnected circuits is a step of interconnecting the N2 error-check blocks only between sequentially neighboring blocks for transmitting signals only between the neighboring error-check blocks.
申请公布号 WO03023770(A1) 申请公布日期 2003.03.20
申请号 WO2002US11735 申请日期 2002.04.15
申请人 SHAU, JENG-JYE 发明人 SHAU, JENG-JYE
分类号 G11B7/00;G11C7/00;G11C29/00;H03M13/00;H03M13/03;(IPC1-7):G11B7/00 主分类号 G11B7/00
代理机构 代理人
主权项
地址