发明名称 DELAY CIRCUIT AND INTEGRATED CIRCUIT USING THE DELAY CIRCUIT
摘要 <p>PROBLEM TO BE SOLVED: To provide a delay circuit capable of outputting a delayed clock signal obtained by delaying a reference clock signal only for a desired delay quantity. SOLUTION: This delay circuit 10 is provided with a delaying part 11 where a plurality of delay elements D1 to DN for delaying an input signal are interconnected in series and the reference clock signal BCK is inputted to the delay element D1 of an input stage, a phase deciding part 12 for deciding the delay element for outputting the output signal with 360 deg. phase obtained by delaying the reference clock signal BCK only for an integer-multiple on the basis of output signals S1 to SN of the plurality of delay elements D1 to DN and the reference clock signal BCK, and a selecting part 13 for calculating a delay element for outputting the output signal obtained by delaying the reference clock signal BCK only for a desired delay quantity on the basis of results of this decision and outputting the output signal from the calculated delay element as a delayed clock signal DCK to the outside.</p>
申请公布号 JP2003087102(A) 申请公布日期 2003.03.20
申请号 JP20010277046 申请日期 2001.09.12
申请人 SHARP CORP 发明人 HAMAGUCHI MUTSUMI
分类号 H03K5/14;(IPC1-7):H03K5/14 主分类号 H03K5/14
代理机构 代理人
主权项
地址