发明名称 GAME MACHINE
摘要 PROBLEM TO BE SOLVED: To provide a game machine in which an unfair big win is difficult to occur even if an unfair act such as unfairly sending in interrupt and reset signals is conducted. SOLUTION: In initialization processing, a CPU outputs a latch signal. The latch signal is given to a latch circuit from an output port. The latch circuit inputs and latches a count value of a counter when the latch signal is input. The CPU inputs via an input port data as a random number initial value for judgement latched in the latch circuit. And, an input value is set in a random 1 generating counter for generating a random number for judging a big win. Data latched in the latch circuit is a value counted by a counter of a clock signal from a second oscillating circuit for outputting a clock signal not synchronizing with a clock signal from a first oscillating circuit for determining the movement frequency of the CPU. Thus, an initial value of the random 1 generating counter is also unstable.
申请公布号 JP2003079910(A) 申请公布日期 2003.03.18
申请号 JP20010280662 申请日期 2001.09.14
申请人 SANKYO KK 发明人 UGAWA SHOHACHI;KONDO TAKEHIRO
分类号 A63F7/02;(IPC1-7):A63F7/02 主分类号 A63F7/02
代理机构 代理人
主权项
地址